

Claims

What is claimed is:

1 1. A method of processing information in a receiver of a digital communication system, the
2 method comprising the step of:

3 applying a signal processing operation to a sequence of transmitted symbols, wherein
4 the transmitted symbols correspond to points in a first modulation constellation corresponding to a
5 rotated version of a second modulation constellation, and each of the transmitted symbols represents
6 a particular number of information bits, and further wherein use of the first modulation constellation
7 allows the signal processing operation to be performed using a reduced number of operations relative
8 to the number of operations required in conjunction with the second modulation constellation.

1 2. The method of claim 1 wherein use of the first modulation constellation allows the signal
2 processing operation to be performed without multiplication operations.

1 3. The method of claim 1 wherein the first modulation constellation is generated by applying
2 a 45° rotation to the second modulation constellation.

1 4. The method of claim 1 wherein the second modulation constellation comprises one of a
2 PSK constellation and a QAM constellation.

1 5. The method of claim 1 wherein the signal processing operation comprises at least one of
2 a finite impulse response (FIR) filtering operation, a Least-Mean-Squares (LMS) estimation
3 operation, and a Maximum-Likelihood (ML) sequence detection operation using a Viterbi algorithm.

1 6. The method of claim 1 wherein the signal processing operation utilizes a selector to
2 implement a complex multiplication of a channel estimate coefficient with a symbol from the first
3 modulation constellation.

1 7. The method of claim 6 wherein the selector receives as inputs real and imaginary parts
2 of an element of the channel estimate coefficient, and generates as outputs real and imaginary parts
3 of a product of the element of the channel estimate coefficient with a corresponding element of a
4 given one of the symbols, without utilizing a multiplication operation.

1 *Sch* 8. The method of claim 7 wherein the selector comprises first and second switches and first
2 and second add/subtract unit, the first and second switches each selecting one of the real or the
3 imaginary part of the element of the channel estimate coefficient for application to a corresponding
4 one of the add/subtract units, such that the add/subtract units compute elements of real and imaginary
5 parts of an inner vector product.

1 *Sch* 9. The method of claim 8 wherein an FIR filter operation is implemented using the selector
2 by including feedback from outputs of the add/subtract units to corresponding inputs of the
3 add/subtract units.

1 *Sch* 10. The method of claim 1 wherein the signal processing operation comprises a multi-stage
2 multiplication operation implemented without multiplication operations, wherein each stage of the
3 multi-stage operation corresponds to a selector, and a left shift element is arranged between an
4 output of a given one of the stages and a corresponding input of a subsequent stage.

1 *Sch* 11. The method of claim 1 wherein the signal processing operation is implemented utilizing
2 a multi-stage hierarchical adder tree without multiplication operations.

1 *Sch* 12. An apparatus for use in processing information in a receiver of a digital communication
2 system, the apparatus comprising:

3 a signal processing circuit for processing a sequence of transmitted symbols, wherein
4 the transmitted symbols correspond to points in a first modulation constellation corresponding to a
5 rotated version of a second modulation constellation, and each of the transmitted symbols represents
6 a particular number of information bits, and further wherein use of the first modulation constellation

R3
Conf
7
8 allows the signal processing operation to be performed using a reduced number of operations relative to the number of operations required in conjunction with the second modulation constellation.

1 11
13. The apparatus of claim 12 wherein use of the first modulation constellation allows the
2 signal processing operation to be performed without multiplication operations.

1 12
14. The apparatus of claim 12 wherein the first modulation constellation is generated by
2 applying a 45° rotation to the second modulation constellation.

1 13
15. The apparatus of claim 12 wherein the other modulation constellation comprises one of
2 a PSK constellation and a QAM constellation.

1 14
16. The apparatus of claim 12 wherein the signal processing circuit comprises at least one
2 of a finite impulse response (FIR) filter, a Least-Mean-Squares (LMS) estimator, and a Maximum-
3 Likelihood (ML) sequence detector implemented using a Viterbi algorithm.

1 17. The apparatus of claim 12 wherein the signal processing circuit comprises at least one
2 selector operative to implement a complex multiplication of a channel estimate coefficient with a
3 symbol from the first modulation constellation.

1 18. The apparatus of claim 17 wherein the selector receives as inputs real and imaginary
2 parts of an element of the channel estimate coefficient, and generates as outputs real and imaginary
3 parts of a product of the element of the channel estimate coefficient with a corresponding element
4 of a given one of the symbols, without utilizing a multiplication operation.

1 19. The apparatus of claim 18 wherein the selector comprises first and second switches and
2 first and second add/subtract unit, the first and second switches each selecting one of the real or the
3 imaginary part of the element of the channel estimate coefficient for application to a corresponding

Att
Cont
4
5 one of the add/subtract units, such that the add/subtract units compute elements of real and imaginary parts of an inner vector product.

1 16
2 17
3 20. The apparatus of claim 19 wherein the signal processing circuit comprises an FIR filter implemented using the selector configured with feedback from outputs of the add/subtract units to corresponding inputs of the add/subtract units.

1 18
2 19
3 20
4 21. The apparatus of claim 12 wherein the signal processing circuit comprises a multi-stage circuit implemented without multiplication operations, wherein each stage of the multi-stage circuit corresponds to a selector, and a left shift element is arranged between an output of a given one of the stages and a corresponding input of a subsequent stage.

1 19
2 20
3 22. The apparatus of claim 12 wherein the signal processing circuit is implemented utilizing a multi-stage hierarchical adder tree without multiplication operations.

1 23
2 An apparatus for use in processing information in a receiver of a digital communication system, the apparatus comprising:

3 signal processing means for applying a signal processing operation to a sequence of transmitted symbols, wherein the transmitted symbols correspond to points in a first modulation constellation corresponding to a rotated version of a second modulation constellation, and each of the transmitted symbols represents a particular number of information bits, and further wherein use of the first modulation constellation allows the signal processing operation to be performed using a reduced number of operations relative to the number of operations required in conjunction with the second modulation constellation.

1 24
2 25
3 A method of processing information in a transmitter of a digital communication system, the method comprising the step of:

3 generating a sequence of transmitted symbols, wherein the transmitted symbols correspond to points in a first modulation constellation generated by applying a predetermined

5 rotation to a second modulation constellation, and each of the transmitted symbols represents a
6 particular number of information bits, and further wherein use of the first modulation constellation
7 allows a signal processing operation in a corresponding receiver of the system to be performed using
8 a reduced number of operations relative to the number of operations required in conjunction with
9 the second modulation constellation.

1 25. An apparatus for use in processing information in a transmitter of a digital
2 communication system, the apparatus comprising

3 means for generating a sequence of transmitted symbols, wherein the transmitted
4 symbols correspond to points in a first modulation constellation representative of a rotated version
5 of a second modulation constellation, and each of the transmitted symbols represents a particular
6 number of information bits, and further wherein use of the first modulation constellation allows a
7 signal processing operation in a corresponding receiver of the system to be performed using a
8 reduced number of operations relative to the number of operations required in conjunction with the
9 second modulation constellation.